Format-Aware Fusion for Fast FP4 Pretraining
Four-bit floating-point (FP4) Tensor Cores accelerate matrix multiplication, but scale computation, operand packing, layout construction, and saved backward state can erase the gain.
By Robert HuarXiv cs.LG
Read the full story
Originally published by arXiv cs.LG on Oct 2, 2026.
Comments
Sign in to join the discussion.